



GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)








Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+GPU_CORE	+0.9V~+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+GPU_IO	+0.9V~+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable
+1V	+1V	DP/PEG POWER	PG_1V_EN	Discrete enable

Thermal Follow Chart





Scan Chain (Default)	STUFF -> R469, R491, R507 NO STUFF -> R489, R490
CPU Only	STUFF -> R490, R491 NO STUFF -> R469, R489, R507
GMCH Only	STUFF -> R489, R507 NO STUFF -> R491, R490, R469



Quanta Computer Inc.


PROJECT : ZR7B


Size	Document Number	Rev
	AMERICAN 111	1

AUBURNDA 1/4		1
Date:	Friday, March 05, 2010	Shoot 1 of 50

Date:	Friday, March 05, 2010	Printed:	4	01	55
1					


AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)





AUBURNDALE/CLARKSFIELD PROCESSOR (GND)


AUBURNDALE/CLARKSFIELD PROCESSOR (RESERVED, CFG)




Processor Strapping

	1	0	DEFAULT	
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled	1	CFG0 R186 $\sim$ 3.01K NC
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed	1	CFG3 R169 $\sim$ 3.01K/F 4
CFG4 (Embedded Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port	1	CFG4 R162 $\sim$ 3.01K
T h b e t p				CFG7 R172 $\sim$ 3.01K/F 4

IBEX PEAK-M (LVDS, DDI)




System PWR_OK




Size	Document Number IBEX PEAK-M 1/6	Rev 1A
Date:	Friday, March 05, 2010	Sheet 8 of 50



RTC Circuitry



HDA Bus




PCH SPI




PCH Strap Pin Configuration Table-1

INTVRMEN	Integrated 1.05V VRM Enable / Disable	1 = Integrated VRM is enabled 0 = Integrated VRM is disabled	+VCCRTC R593 330K_6 PCH_INVRMEN
SPI_MOSI	TPM Functionality Disable	1 = Enabled 0 = Disable	+3V R529 1K_4 SPI_SI_R
SPKR	Reboot option at power-up	0 = Default Mode (Internal weak Pull-down) 1 = No Reboot Mode with TCO Disabled	+3V R522 1K/F_4 SPKR
HDA_DOCK_EN #/GPIO33	Flash Descriptor Security Override	0 = Flash Descriptor Security will be overridden 1 = Security measure defined in the Flash Descriptor will be enabled.	PCH_GPIO33 R296 1K/F_4 R298 10K_4
GNT0#, GNT1#	Boot BIOS Strap	(0,0) = LPC (0,1) = Reserved NAND (1,0) = PCI (1,1) = SPI	R455 1K_4 R612 1K_4 R262 1K_4 R285 1K_4
GNT2# / GPIO53	ESI Strap (Server Only)	ESI compatible mode is for server platforms only	<10,26> PWM_SELECT# R289 1K/F_4
GNT3# / GPIO55	Top-Block Swap Override	0 = Top Block Swap Mode 1 = Default Mode (Internal pull-up)	<3> PCI_GNT3# R528 10K/F_4
NV_ALE	Intel® Anti-Theft Technology HDD Data Protection (Intel AT-d) Enable	1 = Enabled 0 = Disabled (Default)	<10> NV_ALE R225 1K/F_4 +1.8V
NV_CLE	DMI Termination Voltage. Weak internal pull-up. Do not pull low.	DMI termination voltage. Weak internal pull-up. Do not pull low.	<10> NV_CLE R224 1K/F_4 +1.8V
GPIO8	Reserved	This signal has a weak internal pull up. NOTE: This signal should not be pulled low!!	3V_GPIO8 R302 10K_4 +3V_SS R295 1K_4
GPIO15	Reserved	0 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality 1 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality	CR_WAKE# R266 1K_4 +3V_SS
GPIO27	On-Die PLL Voltage Regulator <Internal weak pull-up>	0 = Disables the VccVRM. 1 = Enables the internal VccVRM to have a clean supply for analog rails.	<11> PCH_GPIO27 R247 10K_4


IBEX PEAK-M (GPIO, VSS_NCTF, RSVD)




GPU RST#



GPIO Pull-up/Pull-down



SV_SET_UP	1-X High = Strong (Default)
-----------	-----------------------------






BOARD_ID0	High = JV41/JM41
	Low = JM51
RSV_GPIO8	High = Disable
	Low = Enable





Quanta Computer Inc.
PROJECT : ZR7B



Size	Document Number	Rev
	IBEX PEAK-M 4/6	1A
Date:	Friday, March 05, 2010	Sheet 11 of 50

IBEX PEAK-M (POWER)




IBEX PEAK-M (GND)






<http://laptop-motherboard-schematic.blogspot.com/>



 **Quanta Computer Inc.**
PROJECT : ZR7B

Size	Document Number	Rev 1A
Madison/Broadway-PCIE I/F		
Date:	Friday, March 05, 2010	Sheet 16 of 50

```
1 => +3V_D
2 => +VGPU_CORE
3 => +VGPU_IO
4 => +1V
5 => +1.5V_GPU
6 => +1.8V_GPU
7 => dGPU_PWROK
```









CHANNEL A: 512MB DDR3 (64M*16*4pcs)

Park, M92M Use Channel B Memory Interface Only




<18> VMA_DQ[63..0] VMA DQ[63..0]
 <18> VMA_DM[7..0] VMA DM[7..0]
 <18> VMA_RDQS[7..0] VMA RDQS[7..0]
 <18> VMA_WDQS[7..0] VMA WDQS[7..0]


QSA[7..0]
 QSA#[7..0]



<http://laptop-motherboard-schematic.blogspot.com/>

<http://laptop-motherboard-schematic.blogspot.com>






Quanta Computer Inc.
PROJECT : ZR7B

Size	Document Number	Rev
	Madison/Broadway (DP_PWR/GND)	1A
Date:	Friday, March 05, 2010	Sheet 22 of 50

PIN STRAPS



Memory Aperture size

GPIO[13:11]	Size
000	128MB
001	256MB
010	64MB
011	32MB

ROM Table


EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by detect
1	0	DP only
1	1	Both DP & HDMI

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT NUMONYX M25P10A : 101	000	See Memory Aperture size
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	

EEPROM





DDR3 Memory Aperture size

DDR3 Memory Aperture size

Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	512MB	1	1	0
			1GB	1	0	0
			2GB	1	0	1
Samsung	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	512MB			
	K4W2G1646B-HC12	AKD5MGGT500	1GB	0	0	0
AMD	23EY2387MA12-SZ	AKD5LGGT700	1GB	0	1	0

Thermal Sensor


NS	none
WINDBOND	AL83L771K02
GMT	AL000780003




RAM_STRAP2 SET DDR3 Vendor
RAM_STRAP[1:0] SET SIZE.

CRT Switch


IV@
SW@




CRT




LVDS Switch




LVDS



LCD Power




Backlight Control




I@ HDMI LEVEL SHIFTER


IV@
SW@
SP@




SW@HDMI-detect




I2C




Switchable Graphic HDMI source




ESD Protect





HDMI connector



Giga-LAN AR8151



 Quanta Computer Inc. PROJECT : ZR7B		Rev 1A
		Size Document Number
GLAN BCM57780		
Date:	Friday, March 05, 2010	Sheet 26 of 50





MINI-CARD WLAN(MPC)

+3.3V: 1000mA
+3.3Vaux: 330mA
+1.5V: 500mA

Check LED signal. (active high or low)

H=5.6mm



LTS AAA-PCI-046-K01



MINI-CARD 3G(MNC)Reserve for JV41-CP


H=7.0mm

3G@LTS AAA-PCI-049-K01




A: (10/17)FAE confirm:
3G module need +3VSUS and no need +1.5V and no need SMBUS


SIM CARD(RFM)Reserve for JV41-CP



SIM CARD SIGNALS
ROUTE PARALLEL




Closed JSIM1




Quanta Computer Inc.
PROJECT : ZR7B

Size	Document Number	Rev
	MINI PCI-E card/TV	1A
Date: Friday, March 05, 2010	Sheet	28 of 50


MAIN SATA HDD



EE RETURN-PATH CAPACITORS




ODD (SATA)



ODD POWER(ODD)


Connect to PCH(GPIO21) pin Y9
and EC pin28 (GPIO53)

**Quanta Computer Inc.**

PROJECT : ZR7B

Size	Document Number	Rev
	SATA-HDD/ODD/USB-ESATA	1A
Date:	Friday, March 05, 2010	Sheet 29 of 50

Codec(ADO)



The schematic diagram illustrates the MIC-IN input stage. It features a microphone jack (CN19) with pins 1 through 5. Pin 1 is connected to the MIC1_L input, pin 2 to MIC1_R, pin 3 to MIC1_JD, pin 4 to MIC1_L, and pin 5 to MIC1_R. The jack is labeled "Normal OPEN Jack" and "PINK". The input signals are processed by a differential input op-amp (L55, L51) with feedback resistors R525 (4.7K/F_4) and R500 (4.7K/F_4). The op-amp is powered by a 4.7u/6.3V 6 capacitor (C753, C746) and a 470p/50V_4 capacitor (C731, C758). The output of the op-amp is connected to the MIC1_JD pin. The diagram also shows the connection to the ADOGND pin and the input voltage (VPORT_6).

The schematic diagram illustrates the speaker output stage. It features four input signals: R_SPK-, R_SPK+, L_SPK-, and L_SPK+. These signals are connected to a network of resistors (R_SPKR176, R_SPKR175, R_SPKR174, R_SPKR173) and capacitors (C381, C382, C380, C379). The output is connected to a 4-pin connector CN7, which is labeled SPEAKER-CONN. The ground symbol is connected to the bottom of the capacitor network.

The schematic diagram illustrates the audio output stage of the TDA1546Q1. It features two main output paths: a high-power HP output and a digital SPDIF output.

HP Output Stage:

- The HP output is driven by the HP_L and HP_R pins, which are connected to a differential pair of resistors (R291, R315) and capacitors (56F).
- The signal is then amplified by a differential pair of transistors (Q42, Q40) and a current source (R300).
- The output is connected to the HP_JD pin, which is also connected to the HP_L and HP_R pins.

SPDIF Output Stage:





- The SPDIF output is driven by the SPDIF_OUT pin, which is connected to a differential pair of resistors (R319, R290) and capacitors (2200p/50V).
- The signal is then amplified by a differential pair of transistors (Q42, Q40) and a current source (R300).
- The output is connected to the SPDIF_BLACK pin, which is also connected to the SPDIF_OUT pin.

Power and Grounding:


- The circuit is powered by a +5V supply, which is connected to the +5V pin and the +5V_A pin.
- The ground is connected to the ADOGND pin and the ADOGND_A pin.
- The HP output is connected to the HP_JD pin, which is also connected to the HP_L and HP_R pins.

CARD READER Controller

4 IN 1 CARD READER (MMC)



POWER BOARD CONN(UIF)





LED


POWER



Battery




SW /B




 Quanta Computer Inc. PROJECT : ZR7B		Size	Document Number	Rev 1A
		POWER/MMB/LAUNCH/LED		
Date:	Friday, March 05, 2010	Sheet	33 of 50	



USB



BLUETOOTH CONNECTOR



USB/B



R230, R229, R321, R324, R316, R314, R306, R297




Quanta Computer Inc.


PROJECT : ZR7B

Size	Document Number	Rev
	USB/ BT	1A


Date: Friday, March 05, 2010 Sheet 34 of 50




CPU FAN



TOUCHPAD & Switch CONN.



H-C157D63PT











Quanta Computer Inc.


PROJECT : ZR7B

Size	Document Number	Rev
	KB/FAN/TP+FP	1A
Date:	Friday, March 05, 2010	Sheet 35 of 50

EMI decoupling




EC(KBC)




I/O ADDRESS SETTING(KBC)

SHBM=0: Enable shared memory with host BIOS




SM BUS PU(KBC)



ACER ID(KBC)




SPI FLASH(KBC)




1/13 Confirm by vendor mail :
If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or fa

HWPG(KBC)




POWER-ON Switch(KBC)




INTERNAL KEYBOARD STRIP SET(KBC)




 Quanta Computer Inc. PROJECT : ZR7B		
Size	Document Number	R
WPCE781 & FLASH		
Date:	Friday, March 05, 2010	Sheet 37 of 50






[PWM]

PR71, PR72, PR73, PR74, PR75, PR76, and PR77 deleted




[PWM]



1.05V/15A
OCP: 18A

$$V_{OUT} = (1 + R1/R2) * 0.75$$



$$T_{ON} = 3.85p * R_{TON} * V_{out} / (V_{in} - 0.5)$$

$$Frequency = V_{out} / (V_{in} * T_{ON})$$

$$T_{ON} = 3.85p * 1M * 1 / (V_{in} - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$




AO1718 $R_{dson} = 3 \sim 4.3m\Omega$
 $L(ripple\ current)$
 $= (19 - 1.05) * 1.05 / (1u * 272k * 19)$
 $\sim 3.64A$
 $4.3m * 18 = R_{ILIM} * 20uA$
 $R_{ILIM} = 3.87K \text{ --- } 3.92K$

9/4 modify




Quanta Computer Inc.
PROJECT : ZR7

Size	Document Number	Rev
	+VTT (UP6111A)	1A
Date:	Friday, March 05, 2010	Sheet 41 of 50




[PWM]




Quanta Computer Inc.

PROJECT : ZR7

Size	Document Number +VGPU_IO(ISL62872)	Rev 1A
Date:	Friday, March 05, 2010	Sheet 45 of 50





[illegible]